Requirements:-
- Knowledge of CMOS processes and issues in deep submicron process technologies.
- CMOS circuit design and layout methodology & flow; basic understanding of analog/mixed signal circuitry, familiarity with basic ESD concepts is an advantage.
- Familiarity with ASIC design flow.
- Knowledge of JEDEC requirements for DDR interfaces & standards, DDR Timing, ODT and SDRAM functionality would be a plus.
- Ability to execute assigned circuit design tasks with best product quality and efficiency.
- Good written and verbal communication skills in interactions with internal development teams.
- Responsibilities:
- DDR I/O Circuit and layout design.
Responsibility:-
- DDR I/O Circuit and layout design.
Note: Request you all to join Telegram to make us easy for sharing at one place.
Sharing is Caring | Let every Freshers Get notified
Intiative Towards Your Success
Comments
Post a Comment