Posts

Verilog code and Testbench for the all basic gates using data flow model.